Combinational Logic

Mantıksal Tasarım – BBM231

section instructor:
Ufuk Çelikcan
Classification

1. Combinational
   - no memory
   - outputs depend only on the present inputs
   - expressed by Boolean functions

2. Sequential
   - storage elements + logic gates
   - the content of the storage elements define the state of the circuit
   - outputs are functions of both inputs and current state
   - state is a function of previous inputs
   - So outputs not only depend on the present inputs but also the past inputs
Combinational Circuits

- **n** input bits $\rightarrow 2^n$ possible binary input combinations
- For each possible input combination, there is one possible output value
  - truth table
  - Boolean functions (with **n** input variables)
- **Examples**: adders, subtractors, comparators, decoders, encoders, multiplexers.
Analysis & Design of Combinational Logic

• **Analysis**: to find out the function that a given circuit implements
  
  – We are given a logic circuit and
  
  – we are expected to find out

  1. Boolean function(s)
  2. Truth table
  3. A possible explanation of the circuit operation (i.e. **what it does**)
Analysis of Combinational Logic

• First, make sure that the given circuit is, indeed, combinational.
  – Verifying the circuit is combinational
    ✓ No memory elements
    ✓ No feedback paths (connections)

• Second, obtain a Boolean function for each output or the truth table

• Finally, interpret the operation of the circuit from the derived Boolean functions or truth table
  – What is it the circuit doing?
    • Addition, subtraction, multiplication, comparison etc.
Obtaining Boolean Function

Example

```
<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>c</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>T2</td>
<td></td>
</tr>
<tr>
<td>T3</td>
<td>T4</td>
<td></td>
</tr>
</tbody>
</table>
```

```
F1  F2
```
Example: Obtaining Boolean Function

- Boolean expressions for named wires
  - $T_1 = abc$
  - $T_2 = a + b + c$
  - $F_2 = 0$
  - $T_3 = 0$
  - $T_4 = T_3T_2$
  - $F_1 = T_1 + T_4$
    - $= 0$
    - $= 0$
    - $= 0$
    - $= 0$
Example: Obtaining Boolean Function

- Boolean expressions for named wires
  - $T_1 = abc$
  - $T_2 = a + b + c$
  - $F_2 = ab + ac + bc$
  - $F_2 = (ab + ac + bc)'$
  - $T_3 = T_2' = (ab + ac + bc)''$
  - $T_4 = T_3 T_2 = (ab + ac + bc)'' (a + b + c)$
  - $F_1 = T_1 + T_4$
    - $= abc + (ab + ac + bc)' (a + b + c)$
    - $= abc + ((a' + b')(a' + c')(b' + c')) (a + b + c)$
    - $= abc + (a'b' + a'c' + a'b'c' + b'c') (a + b + c)$
    - $= abc + (a'b' + a'c' + b'c') (a + b + c)$
Example: Obtaining Boolean Function

- Boolean expressions for outputs
  - \( F_2 = ab + ac + bc \)
  - \( F_1 = \)
  - \( F_1 = \)
  - \( F_1 = \)
  - \( F_1 = \)
Example: Obtaining Boolean Function

• Boolean expressions for outputs
  ▪ $F_2 = ab + ac + bc$
  ▪ $F_1 = abc + (a'b' + a'c' + b'c') (a + b + c)$
  ▪ $F_1 = abc + a'b'c + a'bc' + ab'c'$
  ▪ $F_1 = a(bc + b'c') + a'(b'c + bc')$
  ▪ $F_1 = a(b \oplus c)' + a'(b \oplus c)$
  ▪ $F_1 = (a \oplus b \oplus c) : \text{Odd Function}$
Example: Obtaining Truth Table

\[ F_1 = a \oplus b \oplus c \]
\[ F_2 = ab + ac + bc \]

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>c</th>
<th>T_1</th>
<th>T_2</th>
<th>T_3</th>
<th>T_4</th>
<th>F_2</th>
<th>F_1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Example: Obtaining Truth Table

\[ F_1 = a \oplus b \oplus c \]
\[ F_2 = ab + ac + bc \]

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>c</th>
<th>T_1</th>
<th>T_2</th>
<th>T_3</th>
<th>T_4</th>
<th>F_2</th>
<th>F_1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

This is what we call **full-adder (FA)**
Design of Combinational Logic

• **Design Procedure:**
  
  – We start with the *verbal* specification about what the resulting circuit will do for us (i.e. which function it will implement)
  
  • Specifications are often verbal, and very likely incomplete and ambiguous (if not even faulty)
  
  • Wrong interpretations can result in incorrect circuit

  – We are expected to find

  1. Boolean function(s) (or truth table) to realize the desired functionality

  2. Logic circuit implementing the Boolean function(s) (or the truth table)
Possible Design Steps

1. Find out the number of inputs and outputs
2. Derive the truth table that defines the required relationship between inputs and outputs
3. Obtain a simplified Boolean function for each output
4. Draw the logic diagram (enter your design into CAD)
5. Verify the correctness of the design
Design Constraints

• From the truth table, we can obtain a variety of simplified expressions, all realizing the same function.
• Question: which one to choose?
• The design constraints may help in the selection process.
• Constraints:
  – number of gates
  – propagation time of the signal all the way from the inputs to the outputs
  – number of inputs to a gate
  – number of interconnections
  – power consumption
  – driving capability of each gate
Example: Design Process

• BCD-to-2421 Converter
• Verbal specification:
  – Given a BCD digit (i.e. \{0, 1, ..., 9\}), the circuit computes 2421 code equivalent of the decimal number
• **Step 1:** how many inputs and how many outputs?
  – four inputs and four outputs
• **Step 2:**
  – Obtain the truth table
  – 0000 → 0000
  – 1001 → 1111
  – etc.
## BCD-to-2421 Converter

### Truth Table

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A$</td>
<td>$B$</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
Binary coded decimal (BCD) is a system of writing numerals that assigns a four-digit binary code to each digit 0 through 9 in a decimal (base-10) numeral. The four-bit BCD code for any particular single base-10 digit is its representation in binary notation, as follows:

0 = 0000
1 = 0001
2 = 0010
3 = 0011
4 = 0100
5 = 0101
6 = 0110
7 = 0111
8 = 1000
9 = 1001

Numbers larger than 9, having two or more digits in the decimal system, are expressed digit by digit. For example, the BCD rendition of the base-10 number 1895 is

0001 1000 1001 0101
2421 Code

- a **weighted** code.
  - The weights assigned to the four digits are 2, 4, 2, and 1.

- The 2421 code is the same as that in BCD from 0 to 4; however, it differs from 5 to 9.
- For example, in this case the bit combination 0100 represents decimal 4; whereas the bit combination 1101 is interpreted as the decimal 7, as obtained from $2 \times 1 + 1 \times 4 + 0 \times 2 + 1 \times 1 = 7$.

- This is also a **self-complementary** code,
  - that is, the 9’s complement of the decimal number is obtained by changing the 1s to 0s and 0s to 1s.
## BCD-to-2421 Converter

### Truth Table

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
# BCD-to-2421 Converter

## Truth Table

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
BCD-to-2421 Converter

• Step 3: Obtain simplified Boolean expression for each output

• Output x:

\[ x = \]

### Table

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>x</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

The rest x
**BCD-to-2421 Converter**

- **Step 3: Obtain simplified Boolean expression for each output**
- **Output x:**

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>x</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

The rest: X
BCD-to-2421 Converter

- Step 3: Obtain simplified Boolean expression for each output

- Output x:

\[ x = BD + BC + A \]
Boolean Expressions for Outputs

- Output y:

\[
\begin{array}{c|c|c|c|c|c}
\hline
A & B & C & D & y & z \\
\hline 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 1 & 0 & 0 & 1 \\
0 & 0 & 1 & 1 & 0 & 1 \\
0 & 1 & 0 & 0 & 1 & 0 \\
0 & 1 & 0 & 1 & 0 & 1 \\
0 & 1 & 1 & 0 & 1 & 0 \\
0 & 1 & 1 & 1 & 1 & 0 \\
\end{array}
\]

- Output z:

\[
\begin{array}{c|c|c|c|c|c}
\hline
A & B & C & D & y & z \\
\hline 1 & 0 & 0 & 0 & 1 & 1 \\
1 & 0 & 0 & 1 & 1 & 1 \\
\end{array}
\]

The rest

\[
y = \\
z =
\]
Boolean Expressions for Outputs

- Output y:

<table>
<thead>
<tr>
<th>CD</th>
<th>AB</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>01</td>
<td>01</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>11</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>10</td>
<td>10</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

- Output z:

<table>
<thead>
<tr>
<th>CD</th>
<th>AB</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>00</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>01</td>
<td>01</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>11</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>10</td>
<td>10</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

\[ y = \]
\[ z = \]
Boolean Expressions for Outputs

- Output y:

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>y</th>
<th>z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

- Output z:

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>y</th>
<th>z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

The rest: X X

\[ y = A + BD' + BC \]
\[ z = A + B'C + BC'D \]
Boolean Expressions for Outputs

• Output $t$:

<table>
<thead>
<tr>
<th>CD</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>AB</td>
<td>00</td>
<td>01</td>
<td>11</td>
<td>10</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>T</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>X</td>
</tr>
</tbody>
</table>

The rest X
Boolean Expressions for Outputs

• Output t:

<table>
<thead>
<tr>
<th>AB</th>
<th>CD</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>00</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>00</td>
<td>01</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>00</td>
<td>11</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>00</td>
<td>10</td>
<td>0</td>
<td>1</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

\[ t = x = BC + BD + A \]
\[ y = A + BD' + BC \]
\[ z = A + B'C + BC'D \]
**Boolean Expressions for Outputs**

- **Output t:**

<table>
<thead>
<tr>
<th>CD</th>
<th>AB</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

- **Step 4: Draw the logic diagram**

\[ x = BC + BD + A \]
\[ y = A + BD' + BC \]
\[ z = A + B'C + BC'D \]

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>T</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

The rest: X
Example: Logic Diagram

\[ x = BC + BD + A \]

\[ y = A + BD' + BC \]

\[ z = A + B'C + BC'D \]

\[ t = D \]
Example: Verification

- **Step 5**: Check the functional correctness of the logic circuit
- Apply all possible input combinations
- And check if the circuit generates the correct outputs for each input combinations
- For large circuits with many input combinations, this may not be feasible.
- Statistical techniques may be used to verify the correctness of large circuits with many input combinations
Binary Adder/Subtractor

• (Arithmetic) Addition of two binary digits
  ▪ 0 + 0 = 0, 0 + 1 = 1, 1 + 0 = 1, and 1 + 1 = 10
  ▪ The result has two components
    • the sum (S)
    • the carry (C)

• (Arithmetic) Addition of three binary digits

<table>
<thead>
<tr>
<th></th>
<th>0 + 0 + 0</th>
<th>0 + 0 + 1</th>
<th>0 + 1 + 0</th>
<th>0 + 1 + 1</th>
<th>1 + 0 + 0</th>
<th>1 + 0 + 1</th>
<th>1 + 1 + 0</th>
<th>1 + 1 + 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
Half Adder

• Truth table

<table>
<thead>
<tr>
<th>x</th>
<th>y</th>
<th>C</th>
<th>S</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ S = x'y + xy' = x \oplus y \]

\[ C = xy \]
Full Adder 1/2

- A circuit that performs the arithmetic sum of three bits
  - Three inputs
  - The range of output is [0, 3]
  - Two binary outputs

<table>
<thead>
<tr>
<th>x</th>
<th>y</th>
<th>z</th>
<th>C</th>
<th>S</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Full Adder 2/2

- **Karnaugh Maps**

<table>
<thead>
<tr>
<th></th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**S = ?**

<table>
<thead>
<tr>
<th></th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**C = ?**

Two level implementation

1<sup>st</sup> level: three AND gates
2<sup>nd</sup> level: One OR gate
Full Adder 2/2

- Karnaugh Maps

\[
\begin{array}{cccc}
0 & 0 & 0 & 1 \\
1 & 1 & 1 & 0 \\
\end{array}
\]

\[
S = xy'z' + x'y'z + xyz + x'yz'
\]

\[
= ... \\
= ...
\]

\[
= x \oplus y \oplus z
\]

\[
\begin{array}{cccc}
0 & 0 & 1 & 0 \\
1 & 0 & 1 & 1 \\
\end{array}
\]

\[
C = xy + xz + yz
\]

\[
= xyz' + xyz + xy'z + x'yz
\]

Two level implementation

1\textsuperscript{st} level: three AND gates

2\textsuperscript{nd} level: One OR gate
- S is an odd function of the 3 input bits
  \[ S = a \oplus b \oplus C_{\text{in}} \]
- \( C_{\text{out}} = ab \ C_{\text{in}} + ab \ C_{\text{in}}' + ab' \ C_{\text{in}} + a'b \ C_{\text{in}} \)
  \[ = ab + C_{\text{in}} (ab' + a'b) \]
  \[ = ab + C_{\text{in}} (a \oplus b) \]
- Full Adder \( \Leftrightarrow \) 2 Half Adders and 1 OR gate

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>C_{\text{in}}</th>
<th>C_{\text{out}}</th>
<th>S</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Full Adder: Hierarchical Realization

- **Sum**
  - \( S = x \oplus y \oplus z = (x \oplus y) \oplus z \)

- **Carry**
  - \( C = xyz' + xyz + xy'z + x'y'z \)
    - \( = xy + (xy' + x'y) z \)
    - \( = xy + (x \oplus y) z \)

- This allows us to implement a full-adder using two half adders.
Full Adder Using Half Adders

\[
x, y, z
\]

\[
HA, HA
\]

\[
x, y, z
\]

\[
S, C
\]
Integer Addition 1/2

• **Binary adder:**
  - A digital circuit that produces the arithmetic sum of two binary numbers
  - \( A = (a_{n-1}, a_{n-2}, ..., a_1, a_0) \)
  - \( B = (b_{n-1}, b_{n-2}, ..., b_1, b_0) \)

• A simple case: 4-bit binary adder
Integer Addition 2/2

Ripple-carry adder
Hierarchical Design Methodology

• The design methodology we used to build carry-ripple adder is what is referred as hierarchical design.

• In classical design, we have:
  ▪ 9 inputs including \( C_0 \).
  ▪ 5 outputs
  ▪ Truth tables with \( 2^9 = 512 \) entries
  ▪ We have to optimize five Boolean functions with 9 variables each.

• Hierarchical design
  – we divide our design into smaller functional blocks
  – connect functional units to produce the big functionality
Full Adder in Xilinx
Two-bit Adder in Xilinx
Subtractor

• Recall how we do subtraction (2’s complement)
  \[ X - Y = X + (2^n - Y) = X + \neg Y + 1 \]
• What is the total propagation time of 4-bit ripple-carry adder?
  – $\tau_{\text{FA}}$: propagation time of a single full adder.
  – We have four full adders connected in cascaded fashion
  – Total propagation time: ??
Carry Propagation

- Propagation time of a full adder
  - $\tau_{\text{XOR}} \approx 2\tau_{\text{AND}} = 2\tau_{\text{OR}}$
  - $\tau_{\text{FA}} \approx 2\tau_{\text{XOR}}$

\[
\begin{align*}
P_i &= A_i \oplus B_i \\
G_i &= A_i B_i \\
S_i &= P_i \oplus C_i \\
C_{i+1} &= G_i + P_i C_i
\end{align*}
\]
Carry Propagation

- Carry-lookahead design

\[ C_0 = \text{input carry} \]
\[ C_1 = G_0 + P_0C_0 \]
\[ C_2 = G_1 + P_1C_1 = G_1 + P_1(G_0 + P_0C_0) = G_1 + P_1G_0 + P_1P_0C_0 \]
\[ C_3 = G_2 + P_2C_2 = G_2 + P_2G_1 + P_2P_1G_0 = P_2P_1P_0C_0 \]
• Delays

• $P_0, P_1, P_2, P_3$: $\tau_{\text{XOR}} \approx 2\tau_{\text{AND}}$
• $C_1(S_0): \approx 2\tau_{\text{AND}} + 2\tau_{\text{AND}} \approx 4\tau_{\text{AND}}$
• $C_2(S_1): \approx 4\tau_{\text{AND}} + 2\tau_{\text{AND}} \approx 6\tau_{\text{AND}}$
• $C_3(S_2): \approx 6\tau_{\text{AND}} + 2\tau_{\text{AND}} \approx 8\tau_{\text{AND}}$
• $C_4(S_3): \approx 8\tau_{\text{AND}} + 2\tau_{\text{AND}} \approx 10\tau_{\text{AND}}$
Decoders

- A binary code of \( n \) bits
  - capable of representing \( 2^n \) distinct elements of coded information
  - A decoder is a combinational circuit that converts binary information from \( n \) binary inputs to a maximum of \( 2^n \) unique output lines

\[
\begin{array}{cccccc}
\text{d}_0 & \text{d}_1 & \text{d}_2 & \text{d}_3 \\
0 0 1 0 & 0 1 1 0 & 1 0 0 1 & 0 0 0 1 \\
\end{array}
\]

- \( d_0 = \)
- \( d_1 = \)
- \( d_2 = \)
- \( d_3 = \)
Decoder with Enable Input

```
2x4 decoder
```

```
e x y d0 d1 d2 d3
0 X X 0 0 0 0
1 0 0 1 0 0 0
1 0 1 0 1 0 0
1 1 0 0 0 1 0
1 1 1 0 0 0 1
1 1 1 1 0 0 0 1
```
Demultiplexer

• A demultiplexer is a combinational circuit
  – it receives information from a single input line and
directs it one of $2^n$ output lines
  – It has n selection lines as to which output will get the input

\[
\begin{align*}
  d_0 &= e \text{ when } x = 0 \text{ and } y = 0 \\
  d_1 &= e \text{ when } x = 0 \text{ and } y = 1 \\
  d_2 &= e \text{ when } x = 1 \text{ and } y = 0 \\
  d_3 &= e \text{ when } x = 1 \text{ and } y = 1
\end{align*}
\]
Demultiplexer

![Demultiplexer Diagram]
Demultiplexer
Demultiplexer
Decoders with enable inputs can be connected together to form a larger decoder circuit. Figure shows two 2-to-4-line decoders with enable inputs connected to form a 3-to-8-line decoder. When $x=0$, the top decoder is enabled and the other is disabled. The bottom decoder outputs are all 0’s, and the top four outputs generate minterms 000 to 011. When $x=1$, the enable conditions are reversed: The bottom decoder outputs generate minterms 100 to 111, while the outputs of the top decoder are all 0’s. This example demonstrates the usefulness of enable inputs in decoders.
Combining Decoders

Decoder -1

nx2^n

x_0

x_{n-1}

d_0
d_1
d_{2^n-1}

Decoder -2

nx2^n

e

e

d_2^{n+p-1}

Decoder -2^p

nx2^{n+p}

e

e

d_2^{n+p-1}
Decoder as a Building Block

• A decoder provides the $2^n$ minterms of $n$ input variable

```
2x4 decoder

x

y

d_0 = x'y'
d_1 = x'y
d_2 = xy'
d_3 = xy
```

• We can use a decoder and OR gates to realize any Boolean function expressed as sum of minterms
  - Any combinational circuit with $n$ inputs and $m$ outputs can be realized using
    ▪ an $n$-to-$2^n$ line decoder
    ▪ and $m$ OR gates.
Decoder as a Building Block-ROM

3x8 decoder

\[ \begin{align*}
    d_0 &= x'y'z' \\
    d_1 &= x'y'z \\
    d_2 &= x'yz' \\
    d_3 &= x'yz \\
    d_4 &= xy'z' \\
    d_5 &= xy'z \\
    d_6 &= xyz' \\
    d_7 &= xyz
\end{align*} \]
Decoder as a Building Block-ROM

<table>
<thead>
<tr>
<th></th>
<th>F_0</th>
<th>F_1</th>
<th>F_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
Example: Decoder as a Building Block

• Full adder
  - \( C = xy + xz + yz \)
  - \( S = x \oplus y \oplus z \)
Encoders

• An encoder is a combinational circuit that performs the inverse operation of a decoder
  – number of inputs: $2^n$
  – number of outputs: $n$
  – the output lines generate the binary code corresponding to the input value

• Example: $n = 2$

<table>
<thead>
<tr>
<th>$d_0$</th>
<th>$d_1$</th>
<th>$d_2$</th>
<th>$d_3$</th>
<th>$x$</th>
<th>$y$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Priority Encoder

• Problem with a regular encoder:
  – only one input can be active at any given time
  – the output is undefined for the case when more than one input is active simultaneously.

• Priority encoder:
  – there is a priority among the inputs

<table>
<thead>
<tr>
<th></th>
<th>d₀</th>
<th>d₁</th>
<th>d₂</th>
<th>d₃</th>
<th>a</th>
<th>b</th>
<th>V</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Priority Encoder

- if two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence.
- In addition to the two outputs $a$ and $b$, the circuit has a third output designated by $V$; this is a valid bit indicator that is set to 1 when one or more inputs are equal to 1. If all inputs are 0, there is no valid input and $V$ is equal to 0. The other two outputs are not inspected when $V$ equals 0 and are specified as don’t-care conditions.

- Priority encoder:

<table>
<thead>
<tr>
<th>$d_0$</th>
<th>$d_1$</th>
<th>$d_2$</th>
<th>$d_3$</th>
<th>$a$</th>
<th>$b$</th>
<th>$V$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
4-bit Priority Encoder

• In the truth table
  ▪ X for input variables represents both 0 and 1.
  ▪ Good for condensing the truth table
  ▪ Example: X100 → (0100, 1100)
    ▪ This means \(d_1\) has priority over \(d_0\)
    ▪ \(d_3\) has the highest priority
    ▪ \(d_2\) has the next
    ▪ \(d_0\) has the lowest priority

• \(V = \) ?

• The condition for output \(V\) is an OR function of all the input variables.
Maps for 4-bit Priority Encoder

<table>
<thead>
<tr>
<th></th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

a =

<table>
<thead>
<tr>
<th></th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

b =
Maps for 4-bit Priority Encoder

<table>
<thead>
<tr>
<th></th>
<th>d₂d₃</th>
<th>d₀d₁</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>d₂d₃</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00</td>
<td></td>
<td>X</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>01</td>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

a =

<table>
<thead>
<tr>
<th></th>
<th>d₂d₃</th>
<th>d₀d₁</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>d₂d₃</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00</td>
<td></td>
<td>X</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>01</td>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

b =
4-bit Priority Encoder: Circuit

\[ a = d_2 + d_3 \]
\[ b = d_1 d_2' + d_3 \]
\[ V = d_0 + d_1 + d_2 + d_3 \]
Multiplexers

• A combinational circuit
  – It selects binary information from one of the many input lines and directs it to a single output line.
  – Many inputs – m
  – One output line
  – n selection lines \( \rightarrow n = ? \)

• Example: 2-to-1-line multiplexer
  - 2 input lines \( I_0, I_1 \)
  - 1 output line \( Y \)
  - 1 select line \( S \)

\[
\begin{array}{c|c}
S & Y \\
0 & I_0 \\
1 & I_1 \\
\end{array}
\]

\( Y = ? \)

Function Table
2-to-1-Line Multiplexer

\[ Y = S' I_0 + S I_1 \]

• Special Symbol
4-to-1-Line Multiplexer

- 4 input lines: \(I_0, I_1, I_2, I_3\)
- 1 output line: \(Y\)
- 2 select lines: \(S_1, S_0\).

<table>
<thead>
<tr>
<th>(S_1)</th>
<th>(S_0)</th>
<th>(Y)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>(=?)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Interpretation:
- In case \(S_1 = 0\) and \(S_0 = 0\), \(Y\) selects \(I_0\)
- In case \(S_1 = 0\) and \(S_0 = 1\), \(Y\) selects \(I_1\)
- In case \(S_1 = 1\) and \(S_0 = 0\), \(Y\) selects \(I_2\)
- In case \(S_1 = 1\) and \(S_0 = 1\), \(Y\) selects \(I_3\)
4-to-1-Line Multiplexer: Circuit

\[ Y = S_1' S_0' I_0 + S_1' S_0 I_1 + S_1 S_0' I_2 + S_1 S_0 I_3 \]
Multiplexer with Enable Input

• To select a certain building block we use enable inputs

<table>
<thead>
<tr>
<th>E</th>
<th>S</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>XX</td>
<td>A</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>A</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>C</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>D</td>
</tr>
</tbody>
</table>
Multiple-Bit Selection Logic 1/2

• A multiplexer is also referred as a “data selector”
• A multiple-bit selection logic selects a group of bits

\[
\begin{align*}
A &= \quad B = \\
Y &= 
\end{align*}
\]

\[
\begin{array}{c}
A = \\
B = \\
Y = 
\end{array}
\]
Multiple-bit Selection Logic 2/2

### Truth Table

<table>
<thead>
<tr>
<th>E</th>
<th>S</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>X</td>
<td>all 0’s</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>A</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>B</td>
</tr>
</tbody>
</table>

### Diagrams

1. 2-input multiplexers (MUX) with inputs `a_0`, `b_0`, `a_1`, `b_1`, and outputs `y_0` and `y_1`.
2. Inputs `E` and `S` control the selection between inputs `A` and `B`.
3. The output `Y` is determined by the selection logic.

The circuits illustrate the selection logic for different values of `E` and `S`, resulting in outputs `Y` as specified in the truth table.
Design with Multiplexers 1/2

• Reminder: design with decoders

• Half adder
  – $C = xy = \Sigma(3)$
  – $S = x \oplus y = x'y + xy' = \Sigma(1, 2)$

![Half adder diagram](image)

• A closer look will reveal that a multiplexer is nothing but a decoder with OR gates
Design with Multiplexers 2/2

- 4-to-1-line multiplexer

\[ Y = S_1 \rightarrow x \]
\[ S_0 \rightarrow y \]
\[ S_1'S_0' = x'y', \]
\[ S_1'S_0 = x'y, \]
\[ S_1S_0' = xy', \]
\[ S_1S_0 = xy \]

\[ Y = S_1'S_0' I_0 + S_1'S_0 I_1 + S_1S_0' I_2 + S_1S_0 I_3 \]
\[ Y = x'y'I_0 + x'y'I_1 + xy'I_2 + xyI_3 \]
\[ Y = \]
Example: Design with Multiplexers

- Example: $S = \Sigma(1, 2)$
Example: Design with Multiplexers

- Example: \( S = \Sigma (1, 2) \)
Design with Multiplexers Efficiently

- More efficient way to implement an n-variable Boolean function
  1. Use a multiplexer with n-1 selection inputs
  2. First (n-1) variables are connected to the selection inputs
  3. The remaining variable is connected to data inputs
- Example: $Y = \sum(1, 2)$

\[
Y = S' I_0 + S I_1
\]

\[
Y = x' I_0 + x I_1
\]
Design with Multiplexers Efficiently

• More efficient way to implement an n-variable Boolean function
  1. Use a multiplexer with n-1 selection inputs
  2. First (n-1) variables are connected to the selection inputs
  3. The remaining variable is connected to data inputs

• Example: \( Y = \Sigma(1, 2) \)

\[
\begin{align*}
y &= l_0 & & \text{MUX} & & Y = S' l_0 + S l_1 \\
y' &= l_1 & & & & Y = x' l_0 + x l_1 \\
x & & & & \\
\end{align*}
\]
Design with Multiplexers

General procedure for n-variable Boolean function $F(x_1, x_2, \ldots, x_n)$

1. The Boolean function is expressed in a truth table.
2. The first $(n-1)$ variables are applied to the selection inputs of the multiplexer $(x_1, x_2, \ldots, x_{n-1})$.
3. For each combination of these $(n-1)$ variables, evaluate the value of the output as a function of the last variable, $x_n$.
   - $0, 1, x_n, x_n'$
4. These values are applied to the data inputs in the proper order.
Example: Design with Multiplexers

- \( F(x, y, z) = \Sigma(1, 2, 6, 7) \)
  - \( F = x'y'z + x'yz' + xyz' + xyz \)
  - \( Y = S_1'S_0'I_0 + S_1'S_0'I_1 + S_1S_0'I_2 + S_1S_0'I_3 \)
  - \( I_0 = I_1 = I_2 = I_3 = \)

<table>
<thead>
<tr>
<th></th>
<th>x</th>
<th>y</th>
<th>z</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>F =</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>F =</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>F =</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>F =</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>F =</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>F =</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>F =</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>F =</td>
</tr>
</tbody>
</table>
Example: Design with Multiplexers

- \( F(x, y, z) = \Sigma(1, 2, 6, 7) \)
  - \( F = x'y'z + x'yz' + xyz' + xyz \)
  - \( Y = S_1'S_0' I_0 + S_1'S_0 I_1 + S_1 S_0' I_2 + S_1 S_0 I_3 \)
  - \( I_0 = z \quad I_1 = z' \quad I_2 = 0 \quad I_3 = 1 \)

<table>
<thead>
<tr>
<th>x</th>
<th>y</th>
<th>z</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Example: Design with Multiplexers

\[ F = x'y'z + x'yz' + xyz' + xyz \]

- \( F = z \) when \( x = 0 \) and \( y = 0 \)
- \( F = z' \) when \( x = 0 \) and \( y = 1 \)
- \( F = 0 \) when \( x = 1 \) and \( y = 0 \)
- \( F = 1 \) when \( x = 1 \) and \( y = 1 \)
Design with Multiplexers

\[
F = x'y'(0) + x'y(1) + xy'(1) + xy(0)
\]

\[
F = x'y'(z) + x'y(z') + xy'(0) + xy(1)
\]

\[
F = x'y'(P(z,t,q,w)) + x'y(Q(z,t,q,w)) + xy'(R(z,t,q,w)) + xy(S(z,t,q,w))
\]
Design with Multiplexers

F = x'y'(P(z,t,q,w)) + x'y(Q(z,t,q,w)) + xy'(R(z,t,q,w)) + xy(S(z,t,q,w))
Combining Multiplexers
Example
Example- 2 Level ROM

\[ x_0 \quad x_1 \quad x_{n-1} \]

\[ \text{p } x^{2^n} \text{ ROM} \]
\[ 0 \quad z_0 \quad z_1 \quad z_{p-1} \]

\[ \text{p } x^{2^n} \text{ ROM} \]
\[ 1 \quad z_0 \quad z_1 \quad z_{p-1} \]

\[ \text{p } x^{2^n} \text{ ROM} \]
\[ 2^{k-1} \quad z_0 \quad z_1 \quad z_{p-1} \]

\[ x_n \quad \text{MUX} \quad 0 \quad 1 \quad 2^{k-1} \]

\[ x_{n+1} \quad \text{MUX} \quad 0 \quad 1 \quad 2^{k-1} \]

\[ x_{n+k-1} \quad \text{MUX} \quad 0 \quad 1 \quad 2^{k-1} \]

\[ z_0 \quad z_1 \quad z_{p-1} \]
Example- 2 Level ROM

The diagram shows a two-level ROM with inputs $x_0, x_1, \ldots, x_{n-1}, x_n, x_{n+1}, x_{n+k-1}$ and outputs $z_0, z_1, \ldots, z_{p-1}$. The ROM is divided into three parts, each with a different size.

- The first ROM (0) has inputs $x_0, x_1, \ldots, x_{n-1}$ and outputs $z_0, z_1, \ldots, z_{p-1}$.
- The second ROM (1) has inputs $x_n, x_{n+1}, \ldots, x_{n+k-1}$ and outputs $z_0, z_1, \ldots, z_{p-1}$.
- The third ROM ($2^{k-1}$) has inputs $x_0, x_1, \ldots, x_{n-1}$ and outputs $z_0, z_1, \ldots, z_{p-1}$.

MUXs are used to select the appropriate output based on the input conditions.
Example- 2 Level ROM

- $p \times 2^n$ ROM
  - $z_0, z_1, z_{p-1}$

- $p \times 2^n$ ROM
  - $z_0, z_1, z_{p-1}$
Example- 2 Level ROM
Example- 2 Level ROM

\[ x_0, x_1, x_{n-1} \]
\[ p \times 2^n \text{ ROM} \]
\[ 0 \]
\[ z_0, z_1, z_{p-1} \]

\[ x_0, x_1, x_{n-1} \]
\[ p \times 2^n \text{ ROM} \]
\[ 1 \cdot \ldots \cdot 0 \]
\[ z_0, z_1, z_{p-1} \]

\[ x_n, x_{n+1}, x_{n+k-1} \]
\[ 0, 1, 2^{k-1} \]
\[ \text{MUX} \]
\[ z_0 \]

\[ x_n, x_{n+1}, x_{n+k-1} \]
\[ 0, 1, 2^{k-1} \]
\[ \text{MUX} \]
\[ z_1 \]

\[ x_n, x_{n+1}, x_{n+k-1} \]
\[ 0, 1, 2^{k-1} \]
\[ \text{MUX} \]
\[ z_{p-1} \]
Example- 2 Level ROM

\[ x_0 \quad \text{p x}2^n\text{ ROM} \quad 0 \quad z_0 \quad z_1 \quad z_{p-1} \]

\[ x_1 \quad \text{p x}2^n\text{ ROM} \quad 1 \quad z_0 \quad z_1 \quad z_{p-1} \]

\[ x_{n-1} \quad 0 \quad 1 \quad 2^{k-1} \quad X_n \quad X_{n+1} \quad X_{n+k-1} \]

\[ X_n \quad 0 \quad 1 \quad 2^{k-1} \quad \text{MUX} \quad 1 \quad 1 \]

\[ X_{n+1} \quad 0 \quad 1 \quad 2^{k-1} \quad \text{MUX} \quad 1 \]

\[ X_{n+k-1} \quad 0 \quad 1 \quad 2^{k-1} \quad \text{MUX} \quad 0 \]

\[ z_0 \quad 1 \quad z_1 \quad 1 \quad z_{p-1} \]
Three-State Buffers

• A different type of logic element
  – Instead of two states (i.e. 0, 1), it exhibits three states (0, 1, Z)
  – Z (Hi-Z) is called high-impedance
  – When in Hi-Z state the circuit behaves like an open circuit (the output appears to be disconnected, and the circuit has no logic significance)

\[
\begin{align*}
Y &= A \quad \text{if } C = 1 \\
Y &= \text{Hi-Z} \quad \text{if } C = 0
\end{align*}
\]
3-State Buffers

- Remember that we cannot connect the outputs of other logic gates.

- We can connect the outputs of three-state buffers
  - provided that no two three-state buffers drive the same wire to opposite 0 and 1 values at the same time.

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>A</td>
<td>Y</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
<td>Hi-Z</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Example - 3 State MUX
Multiplexing with 3-State Buffers

It is, in fact, a 2-to-1-line MUX.
Two Active Outputs - 1

What will happen if \( C_1 = C_0 = 1 \)?

<table>
<thead>
<tr>
<th>( C_1 )</th>
<th>( C_0 )</th>
<th>A</th>
<th>B</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>Z</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>X</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Diagram:

- Two circuits labeled \( T_A \) and \( T_B \) with inputs \( A, B, C_0, C_1 \) and output \( Y \).
Design Principle with 3-State Buffers

- Designer must be sure that only one control input must be active at a time.
  - Otherwise the circuit may be destroyed by the large amount of current flowing from the buffer output at logic-1 to the buffer output at logic-0.
Example - 3 State Buffer & ROM

```
x_0 p x^{2^n} ROM 1 z_0 z_1 z_{p-1} x_1
x_{n-1} p x^{2^n} ROM 2 z_0 z_1 z_{p-1} x_n
x_n k x^{2^k} ROM z_0 z_1 z_{p-1} x_{n+1}
x_{n+1} p x^{2^n} ROM 2^k z_0 z_1 z_{p-1} x_{n+k-1}
x_{n+k-1}
```
Busses with 3-State Buffers

• There are important uses of three-state buffers
module decoder_2x4_gates(D, A, B, e);
    output [0:3] D;
    input  A, B, e;
    wire  A_n, B_n;

    not G1(A_n, A);
    not G2(B_n, B);

    and G3(D[0], e, A_n, B_n);
    and G4(D[1], e, A_n, B);
    and G5(D[2], e, A, B_n);
    and G6(D[3], e, A, B);

endmodule;

\[
\begin{align*}
D_0 &= eA'B' \\
D_1 &= eA'B \\
D_2 &= eAB' \\
D_3 &= eAB
\end{align*}
\]
Dataflow Modeling

• Dataflow modeling uses a number of operators that act on operands
  – About 30 different operators

```verilog
module decoder_2x4_dataflow(
  output [0:3] D,
  input A, B, e);
  assign D[0] = e & ~A & ~B;
  assign D[1] = e & ~A & B;
endmodule;
```

\[
\begin{align*}
D_0 &= eA'B' \\
D_1 &= eA'B \\
D_2 &= eAB' \\
D_3 &= eAB
\end{align*}
\]
Dataflow Modeling

• Data type “net”
  – Represents a physical connection between circuit elements
  – e.g., “wire”, “output”, “input”.

• Continuous assignment “assign”
  – A statement that assigns a value to a net
  – e.g., assign D[0] = e & ~A & ~B;
  – e.g., assign A_lt_B = A < B;

• Bus type
  – wire [0:3] T;
  – T[0], T[3], T[1..2];
Behavioral Modeling

• Represents digital circuits at a functional and algorithmic level
  – Mostly used to describe sequential circuits
  – Can also be used to describe combinational circuits

```verilog
module mux_2x1_beh(m, A, B, S);
    output m;
    input A, B, S;
    reg m;
    always @(A or B or S);
        if(S == 1) m = A;
        else m = B;
endmodule;
```
Behavioral Modeling

• Output must be declared as “\texttt{reg}” data type

• “\texttt{always}” block
  
  – Procedural assignment statements are executed every time there is a change in any of the variables listed after the “@” symbol (i.e., sensitivity list).

```vhdl
module mux_4x1_beh(output reg m,
   input I0, I1, I2, I3;
   input [1:0] S);
always @(I0 or I1 or I2 or I3 or S);
   case (S)
      2'b00: m = I0;
      2'b01: m = I1;
      2'b10: m = I2;
      2'b11: m = I3;
   endcase
endmodule;
```